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ABSTRACT
Present day general purpose digital computers can,
in theory, solve any well defined problem. However, they
are relatively inept at solving problems,- such as pattern
recognition, in which the data is in spatial form. Effi-
cient handling of spatially arranged data can only be
accomplished by a machine capable of some form of parallel
action. One such machine is a rectangular array of
logical modules controlled by a conventional computer.
The design of such an array is discussed in the light of
size, cost and speed requirements. Two alternate designs
are proposed, one using Cryotrons, the other Tunnel Diodes..
The sole advantage of the tunnel diode array is its speed,
while both its power and size requirements are considerably
larger than is desirable. Th• Cryotron array,: while
slower, is potentially less expensive to build, requires
less power and occupies less space.
TABLE OF CONTENTTS
INTRODUCTION
Background 1
Scope of Thesis 3
SECTION I
Circuitry Requirements 4
Logical Design 6
SECTION II
Tunnel Diode 10
Logic Circuits Using Tunnel Diodes 10
Principles of Operation of a
Magnetic Core Memory 15
Memory for AP 19
Tunnel Diode Memory 23
Principles of Operation of the Cryotron 26
Cryotron Flip Flop and Logic Circuits 30
Cryotron Memory 34
SECTION III
Optimum Characteristics 38
Tunnel Diode Array 38
Cryotron Array 39
Conclusion 42
APPENDIX
Drawbacks of a Cascaded Diode Gate Circuit 43
BIBLIOGRAPIHY 45
INTRODUCTION
Background
Fresent day general purpose digital computers can,
in theory, solve any well defined problem. However, they
are relatively inept at solving problems in which the
data is arranged in a spatial form. While the machine
may greatly surpass human capabilities in arithmetic
computation and solution of linear differential equa-
tions, it is incapable of playing a game of chess with a
competent human opponent. Another field in which the
machine cannot perform as well as its designers is
pattern recognition. Both of these problems have the
data arranged in a spatial form, and the difficulty seems
to be that the computer is only capable of handling a
small amount of data at one time. Efficient handling of
spatially arranged data can only be accomplished by a
machine capable of some form of parallel action.
S.H. Ungar 1,2 has proposed that such a "spatial
computert~b  composed.of a rectangular array of logical
modules and a master control (see Fig. 1). Each module
communicates with its four neighbors, and receives orders
from the master control, which is itself a conventional
digital computer. Pattern recognition has been carried
out successfully on an IBM 704 computer which has been
programmed to simulate the array of modules. Since the
704 must perform the parallel operations serially, this
simulation is considerably slower than the "spatial
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computer"-would be..
Scope of Thesis
The purpose of this thesis is to investigate the
feasibility of building such an array processor (abbre--
viated APY for pattern recognition.. The nature of the
problem dictates that the AP be of considerable size, a
32 x 32 array may be considered a minimum for a typical
problem. This large number of modules accentuates the
problems of size, cost of components and power require-
ments. It is also necessary that the speed of the AP
be comparable to that of the high speed conventional
computer used as a master control.
Section I will deal with the specifications which
the AP has to meet in order to be able to solve the
pattern recognition problem, and will present a logical
design capable of meeting those specifications.
Section II will present two alternatives for the
design of the basic hardware of the AP. One utilizes
tunnel diodes and magnetic cores, the other thin film
Ctyotrons.. For the purposes of this thesis I have
assumed that both these components are available in
quantity at a cost considerably below that of a tube or
a transistor.
Section III discusses the merits and drawbacks
of each alternative and reaches a conclusion as to
which would result in an AP closer to optimum at
reasonable expense.
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SECTION I
Circuitry Requirements
Each module of the AP will have its own one bit
accumulator, random access n-bit memory, and logical
circuitry which will enable it to perform the basic oper-
ations waich are needed to solve patt;ern recognition
problems.'
In addition to performing these basic operations,
through use of the master control, it should be possible
to: read out the number of ones in any'row or:.:colump,
isolate any portion of the array so that operations will
be performed only in that section, and to create a random
array.
Basic Operations
The basic operations, mentioned above, which the
computer must perform are:
Order Abbreviation Meaning
add ADD add logically thecontehts
multiply
complement
MPY
COM I
of the tpecified address to the
contents of the accumulator
multiply logically the contents
of the tpecified address to the
contents of the accumulator
complement the contents of the
accumulator
*Specified address refers to any one of the n memory bits
or the accumulator above (or below, or to the left, or to
the right) of the module.
store STO
shift right SHR
shift right SRA
around
link, LNK
expand EXP
store the contents of the accu-
mulator in the specified memory
bit
shift the contents ,f the accu-
mulator to the accumulator to
the right (or left, or &bove,
or below). The modules on the
left (or right, or lower, or
upper) edge of the array will
have zeros set in the accumu-
lator.
same as shift except that the
contents of the accumulator on
the right (or left, or upper,
or lower) edge of the array
will be shifted around to the
module on the left (or right,
or lower, or upper) edge.
record in memory elements loca-
ted between adjacent pairs of
modules whether or not ones are
contained in both accumulators.
(Diagonally touching nodules
are considered adjacent for
this command and the next one.)
add logically ones to the accu-
mulators of those modules con-
nected through a chain of-->Ctiv6
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inter-module memory elements of
the kind specified in the order
(horizontal, vertical, positive
diagonal, or negative diagonal)
to some module with a one in its
accumulator.
Logical Design
A. schematic diagram for a typical module of the AP
is shown in Fig. 2.
Random arrays may be generated by continual reading
into the first column of the AP, random numbers generated
in the master control, and shifting these across the array.
The reading out of the number of ones in any row or column
may be accomplished by placing a binary counter (see Fig.
3) at the end of each row or column. By shifting 32
times the counter will record the number of ones in the
row (or'Lcblumn). The contents of the counter can be fed
to the in-out register of the master control and stored
in its memory.
The isolation of any portion of the array may be ac-
complished by the insertion of "and" gates in the links
between the master control and each module. The Inputs
to these "and" gates can be controlled by the master
control.
The special circuity needed in the modules on the
edges of the array to perform the "shift" and "shift
around" operations is shown in Fig. 4.
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SECTION TII
Tunnel Diode
A new electrical device whose v-i characteristic has
a negative resistance region is the tunnel diode. (see
Fig. 5) Thi~s negative resistance region allows us to.
construct a bistable device which we can use as a flip
flop in the AP.3  (see Fig. 6) The principle of operation
of the flip flop is as follows: The D.C. source which
supplies the two series-connected diodes has a magnitude
which constrains one diode to be in the high voltage-low
current state, while the other is in the low voltage-high
current state. The difference in the diode currents flows
through the inductor. Under steady state conditions,
there is no voltage drop across the inductor. However,
when an input pulse triggers the ±eifo diodelto one a
voltage is induced across the inductor which sets the
other diode from one to zero.
Logic Circuits Using Tunnel Diodes
Conventional diode gates cannot be used to perform
the logical operations in the module for the following
reasons: It is necessary to have an inverter circuit,
which is impossible to construct using only conventional
diodes. The diode gates do not have a "logical gain", A
so they cannot be cascaded in sufficient numbers to per-
form the logic. The tunnel diode flip flop, has a voltage
range from 50mv to L450mv while a conventional diode is
A. See* Appendix for detailed explanatioh of "logical
gain" and why cascading of diode gates is impractical.
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extremely non-linear and cannot be operated satisfactorily
in tl-is region. Hence, the two components are not com-
patable.
For these reasons it was decided to use tunnel diode
logic circuits. Since the tunnel diode is a bistable
device which will not return to the zero state when its
inputs are removed,-in order for our logic circuits.to be
combinational (i.e. have no memory) we must reset the
device after each set of inputs. Momentary removal of the
power supply is the method used to reset the gates. The
sequence of operation of the device is as follows:
Having been reset, the device is in a given state, if the
combination of inputs is favorable it will switch to the
other state. The state of the device is then detected by
the next stage of the computer. Finally the device is
reset and is ready to receive new inputs.
The ti-iing of the reset .pulse is crucial in the case
of the inverter. Once the device has been reset it will
immediately return to the one state if there is not a one
input to the inverter, and a subsequent one will not
change the circuit back to the zero state. This means
that we cannot reset the inverter circuit until after the
contents of memory have been put in the Memory Buffer
Register. All the other logic gates may be reset at the
same time the inverter is reset without introducing any
logical ambiguity. The tunnel diode inverter is shomw
in Fig. 7a; here is how it operates. The composite load
line of a tuný,el diode D1 in series with a resistor is the
- 12 -
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solid curve in Fig. 7b. Another tunnel diode D2 is used
to simulate a voltage source giving us the circuit in
Fig. 7a. The load-curve determined by D2 and Is is the
dotted curve in Fig. 7b. Foints a and b are the only
stable operating points. Taking the voltage across RI as
the output, we see that point a gives a high output
(high .current through resistor; high voltage) and point
b gives a low output (low current through resistor; low
voltage). Thus if the curcuit is always at a for a zero
input and at b for a one input we have an inverter. If
we select V as our zero output voltage level and V>V 2
for our one output voltage the required operation is
achieved.
For our "and" and "or" gates we will use the circuit
shown in Fig. 8 . As long as the tunnel diode is in the
zero state the current into D in addition to I iss
M(V1-VO)/R, where M is the number of inputs which are
one. The diode will switch when I s+M(V 1 -V )/R 0
Once it has switched it will remain in the one state even
though the current falls well below Is (which corresponds
to loading), thus the curcuit is capable of "logical
gain". By appropriate selections of Is we can make M
equal 1,2 ...n. When M equals 1 we have an "or" and %when
.M equals n we have an "and" gate. In order to trigger the
flip flop with the output of a logic gate it is necessary
that a differentiator (Fig. 9) be inserted in series with
the input. The differentiator will take the zero to one
level change of the gate and convert it into a pulse of
-11+-
sufficient magnitude to trigger the flip flop. In actual
practice the flip flop itself will supply the parallel
resistor, so all we need do is insert a capacitor in series
with the trigger input. The module and link logic
designed using tunnel diode logic circuits is shown in
figures 10 and 11. The reset pulses are schematically
represented by *the arrows.
Principles of Operation of a Magnetic Core Memory
The hysteresis loop of a ferrite core (see Fig. 12)
suggests that it can be utilized as a bistable device to
store information. Let us establish the convention that
a current of I is sufficient to set the core in the one
a
state and that a pulse of-Ia is sufficient to set the
core in the zero state. Once the core is set in either
state it will stay there indefinately until it is dis-
turbed by another pulse of sufficient magnitude to change
the state of the core.
By applying a pulse of-Ia the core is set in the
zero state and is ready to be used as a memory element.
It is now either set in the one state by a current of I a
(I i or read-in current) or left in the zero state, de-
pending on which digit we wish to store in memory. We
can tell whether a zero or a one is stored in the core by
pulsing the core with -Ia (Iro or read-out current). If
a zero is stored in the core the core will not change
state and the voltage across the core will remain constant.
If a one is stored the core will change state and a voltage
will appear across it. This change in voltage is detected
- 15-
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by a sense winding around the core, (see Fig. 13) and is
sent to the Memory Buffer Register (abbreviated MBR). The
MBR is a flip flop, initially set in the zero state7 which
will be set to one if there is a voltage pulse on the
sense winding. As the MBR is the link between the merory
and the rest of the computer, it is only by the value of
the MBR that the computer knows what was stored in the
magnetic core.
Notice that regardless of what was stored in the core
originally, once it has been interrogated by Iro the core
is always in the zero state. If we are to preserve the
information stored in memory we must reset the core to
the one state if it contained a one and leave. it in the
zero state if it contained a zero. This is done through
use of the MBR and the Inhibit winding. The Inhibit
winding is.a winding on the-:core whose flux opposes that of
the read-in winding.
When the Inhibit winding is excited, Iri is not
sufficient to set the core to tle one state. The logical
diagram of this reset operation is shown in Fig. 14.
Memory For AP
The memory to be used in conjunction with the tuLnnel
diode logic is a magnetic core memory, which will utilize
the time pulses of the master control to interrogate the
cores. The memory is arranged with a layer of cores for
each address, with one core for each bit in eVery layer
(see Fig. 19). We may interrogate and set the cores using
one winding, which excites every core in the plane. By
- 19 -
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passing the inhibit and sense windings vertically through
one core in each plane and through to that module's YBR
we may read out the information stored in each address
into each module. Because only one address plane can
be excited at a time, the pulse seen on the sense
winding must be the contents of the particular address
being excited. The logic for the memory input and out-
put is shown in Fig. 16. The lemory Address Eatrix,
Yemory VWrite Flip Flop, vemory Read Flip Flop, and
Memory inhibit Flip Flop are all contain6d in the m:ster
control.
Also contained in the master control are the iulse
generator and timer which control the memory cycle in
each module. The TX-O may be considered as a tyv'ical
computer w•hich may be used as a master control. Its
memory 5ulse chain is given below as an exarple of t2!e
type necessary to run the AP magnetic core rFemory.
lerrory cycle zero does not occur at all in the AF.
During cycle zero the master control interrogates the
program stored in its own memory to see wh:at it should
do to the information stored in the array. Yemory cycle
one is performed in the array in the following ranner:
All Commands
Time Except
Pulse STO STO
1 1-b- RFF 1 -Y-RIFF
2 0--B:BR AC - BB
3 CM -- MBR --
4 O--p ICRFF O -p T1RFF
- 21 -
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5 1-4- IFF 1-p- YIFF
6 1--p .FF 1- • WFF
7 0-- lIFF 0-o MIFF
8 O-aw 141FF 0 -- *IMWFF
9 RESET LOGIC CIRCUITS
The actual timing of the pulses is shown in Fig. 17.
While the output voltage of the magnetic core
meimory is cornpatible with the tunnel diode circuits,
it takes considerably more current to set an(d reac the
cores than the diodes can handle. This current is sup-
plied directly fromr the master c ,ntrol. 7owever, there
is still the problem of how the l.ow level voltage out-iut
of the IMBR will be able to gate the inhibit current.
Even though the master control supplies the setting cur-
rent we still have the power problem of supplying a
source large enough to set a plane of 32 X 32 cores.
Tunnel Diode Memory
Because of these difficultles, an alternate design
has been made using a ttunnel diode memory. The basic
storage element is shown in Fig. 18a. It is a voltage-
controlled storage device with a v-i characteristic that
is simply the tunnel diode characteristic (see Fig. 5)
moved down by Ia. The new characteristic is soow•n in
Fig. 18b. In actual practlce the Ia source will be a
voltage source in series with a resistance so that the
I, load line in Fig. 5 (which is coincident with the i=o
line in Fig. 18b) will not be horizontal but will have
a slope of E/R. However, the principles of operation
- 23 
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will be the same. We will consider Va as the zero vol-
tage level and Vb as tihe one level. Note that it is
easy to set the device from the zero to one state, while
it is hard to reset it to the zero state from the one
state.
The tunnel diode memory array is shown in Fig. 19.
The current sources shown are actually in the master
control. All 32 X 32 memory elements with the same
address are supplied by one voltage source in the control.
The read-out is as follows: when one of the 16 bits is
selected by the memory address matrix in the master con-
trol the output of that particular bit is fed to the 77BR.
Wjhen we wish to read the contents of the KBR into memory,
the master control first resets every one of the selected
bits to the zero state by a momentary interruption of Ia'
If there is ai one in the M1BR the bit is then set to one.
Notice that when the read-in "and" gates are not being
selected, the low voltage at their outrut will not be
able to reset a memory bit from one to zero.
Unlike the magnetic core memory the read-out from
the tunnel diodes is not destructive. In our magnetic
core memory the function of the Memory Buffer Register
was to allow us to read back into memory what we had
just read out, it serves no useful purpose here, and for
simp;licity's sake may be eliminated. If we sirply connect
the output of the memory to "and" gate A in Fig. 10 .and
connect the input to B, the output of the accumulator, we
may eliminate the 1'BR entirely.
25
A time pulse chain similar in nature to that used
in the magnetic core memory is needed for operation of
the tunnel diode memory.
Frincinles of Uneration of the Cryotron
Another bistable device which can be used to con-
struct flip-flops and logic gates is the cryotron.5 The
basic phenomena underlying its operation is supercon-
ductivity. This is the property which some materials
chave of exhibiting zero resistance when cooled below
some transition temperature. This transition temperature
is below 8*K and its exact value varies from material to
material. if a magnetic field is applied to the material,
the onset of superconductivity occurs at a lower tempera-
ture. A plot of transition temperature as a function of
the applied magnetic field is shown in Fig. 20. If the
temperature Is held below the transition temperature for
the material, Its resistance is zero. The resistance will
remain zero as a magnetic field is applied until that mag-
netic field reaches a critical value. Above t>is value
the normal resistance returns. Raising and lowering the
magnetic field thus controls the resistance to the
material by causing it to shift from its superconducting
state to its normal state (quenching) and back again
without changing the temperature. If we operkate at a
temperature about .2 K below the zero field transition
temperature we can see that a field of only 50 or 100
oersteds vill be needed to do this switching.
Early cryotrons were simply short straight pieces of
- 26 -
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wire Jith a single layer winding around them (s'ee Fig. 21).
The resistance being.controlled was the central (or gate)
wire, and the magnetic field twas generarted by the control
winding. Tantalum was chosen for the gate wire since
liquid helium at normal pressure(4.2*K) would hold the
wire at about .2 K below its zero field transition
temperattUre. Niobium was used in the control winding
because it- had a very high transition temperature and
would therefore be superconducting' no matter' in which
state the central wire was.
Recently cryotrons.utilizing thin superconductin" ,
films have been developed 6 (see Fig'. 22). These thin-
film cry•ptrons are easier to fabricate and are 1000
times faster than their wire wound predecessors.
Cryotrons are connected in circuits in a manner very
similar to relays, and it is not necessary to use any
component other than the cryotron to design a circuit.
The low resistance characteristics of the cryotron
necessitates the use of a current source and this current
flows in series through the gat•,es and controls of the
circuits. The current gain of a cryotron is defined as
"the maximum current the gate can carry without quenching,
divided by the minimum current in the control necessary
to quench the gate. '"6
G = .......Cri.tical gate current
G =ritical controlling current
Since the same current is to flow in both the gate and
control, the current gain rust be at lon.st one and should
be two or three to Provide insurance against a vsriation
- 28 -
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Cryotron Flip Flop and Logic Circuits
A flip flop using thin-film cryotrons is sho:wn in
Fig. 23 6. Initially the current is divided equally
between the two superconducting legs of the device.
When there is either a zero orone input the control gate of
one of the cryotrons is excited. This increases the
resistance of that leg causing all the current to flow
through the other, superconducting, leg. The increase
of current -in the superconducting leg causes the cryotron
in that side of the read-out network to becore resistive,
forcing the read-out current through the read-out leg
associated vith the side which has just been set. Once
the flip flop has been set the setting curirent ray be re-
moved, since inductive lag will keep the circuit in the
set position until reset. Notice that by using parallel
inputs we have "and" gates in the input circuits. "And"
and "or" gates which are set and road-out in the identical
manner as the flip flop are shown in Fig. 24.
The module and link logic for the cryotron AP is
shown in figures 25 and 26. It is important to note that
each variable and its complermnt are- available at all times
and both must be used, since an alternate superconductive
path for the source current must always be furnished. If
we do not offer the current an alternate path, and force
it instead to flovw through a resistive path, we introduced
Joule heating which will raise the surrounding temperature
- 30 -
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above the transition temperature. Figure 27 shows some
of the actual circuitry required to perform the add oper-
ation.
Cryotron Memory
The circuit diagram for a memory using thin-film
cryotron flip flops as storage elements is shown in Fig.
28, as with the tunnel diode memory there is no YBR. The
Iri input to the read-in matrix and the Iro input to the
mexrory bit are selected by the memory address matrix
shown in Fig-. 29. The passing of the control wire under
the gate is used to show that the control cannot quench
that particular gate. For any input address there will
be only one super conducting gate and the selection
current will flow through that gate.
The memory address matrix and the read-in matrix are
both part of the master control while each module has its
own sixteen-bit memory. The sixteen bits of memory are
connected in series, and a current is induced in the
circuit. Due to the super conductivity of the circuit,
this current will flow indefinitely without the need for
a source to be connected in the circuit.
This completes the construction of the AP using
cryotrons.
Example of Actual Cryotron Circuitry
FR.OM MODOI,
Figure 27
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SECTION III
Optimum Characteristics
In building an AP there are two primary considerations.
The large number of modules (a minimum of 32 x 32)
presents both a size and power problem. The AP must be
miniaturized to the point where it is possible to house
and cool the components without huge expense. The speed
of the AP must be great enough So that the array will be
compatable with the solid state computer which is used as
the master control.
In addition to these considerations there is the
problem of cost and uniformity of components. Both the
tunnel diode and thin-film cryotron are now in the primi-
tive first stages of development. However, for'the pur-
poses of this study I will assume that modern technology
will make these components available at low cost, with
uniform characteristics.
Tunnel Diode Array
The tunnel diode is a solid state device and is ca-
pable of extremely fast operation, "units with time con-
stants of fractions of a millimicrosecond have been fab-
ricated ' ,. There.is no problem in speed of operation.
The circuits are reliable with respect to variation in
parameters, the "and" and "or" gates will operate with a
5% shift in source current. The flip flop was designed
to operate with "a tunnel-diode peak current of ± 5~, a
resistor tolerance of ± 5%, a DC-supply variation of + 12~,
and a variation of input-pulse amplitutde from -20% to
plus several hundred percent"3 ,
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Because the tunnel diode is such a low impedance
element it is not practical to assume a constant voltage
source is available to supply power. Thus a current source
is required which must generate enough power to supply
all the diodes. At the present time this is quite a
large problem. Experiments are being made which should
lead to diodes which will draw only one milliamp of cur-
rent and still switch at the same speed. This will re-
duce the power problem but not eliminate it.
Another objection to the tunnel-diode configuration
is its size. The tunneling region of the tunnel-diode
characteristic is essentially temperature independent, so
that the threshold current for the "and" and "or" gates.
will not change with temperature. This makes our minia-
turization problem somewhat simpler since we do not have
to make elaborate allowances for cooling, but we are
still faced with the fundamental- limitation of the size
of the component. It is not possible to miniaturize the
the tunnel-diode AP beyond the present size of conventional
solid state computers.
Cryotron Array
The extremely small size of the thin-film cryotron
lends this component to use in "microminiaturized" cir-
cuits. "A computer or memory containing one million
elements can be accomodated in a one-cubic-foot liquid
helium container using presently available refrigeration
methods."8 The primary drawback to use of the cryotron
lies in its relatively slow operation.
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In cryotron circuits, the impedance levels are so
low that capacitance may be ignored. The sw~itching speed
of 'the circuit is dependent upon its L/R time constant.
The ground plane (see Fig. 22) is important because it
reduces the inductance of the cryotron and its intercon-
necting leads. It does this-in the-following manner:
Since the ground plane is lead, because of its high
transition temperature, it is always superconducting
during the operation of the circuit.. Because flux can
not penetrate a super conducting metal,j the normal com-
ponents of magnetic field at the surface of the plane
must be zero. 7 The plane accomplishes this by generating
eddy currents which produce a field that exactly opposes
the applied field. Since the plane is a super conductor
these currents do 'not decay with time. "Typical values
of inductance for conductors .02cm wide with and with-
out a superconductive ground plane are 10-11 henrys/cm
and 10-8 henrys/cm, respectively. ''6 The resistance re-
stored in a gate as a function of control current ig plot-
ted in Fig. 30.
The time constant of a single cryotron is defined as
the inductance of the control divided by the gate resist-
ance. This time constant for the cryotron shown in Fig.
22 is in the order of 6 x 10'8 seconds. The time constaht
for the redistribution of current from the zero path to
the one path of the flip flop in Fig. 23 is 2.4 x 10-7
seconds. This time is considerably longer because of the
inductance of the interconnecting leads which is about
Gate
Resistance
in
Milliohrms
Control width - .008 inches
Gate width - .030 inches
Gate current - .05 amperes
Temperature - 3.648 'K
Control current in amperes
Restoration of Gate Resistance vs. Control Current for6
A Cryotron with and with a Ground Plane
Figure 30
twice the inductance of a single cryotron. The flip flop
in Fig. 23 was designed to minimize this inductance. This
time constant is a theoretical limit; in actual laboratory
tests the complement time was about 2 microseconds. The
time constant of the "and" and "or" gates is of the same
order of magnitude. This means that one operation would
take about 14 microseconds, a rather slow operation time
compared with modern solid state machines.
However, the cryotron has many advantages. Because
Of the superconductive nature of the circuit, all currents
can be hooked up in series, thus reducing source require-
ments. In the memory elements a current can be induced
which will circulate for years without dacaying. The
thin-film cryotrons are easier and cheaper to manufacture
than tunnel diodes. The small size of the cryotron makes
miniaturization extremely simple, and the AP would be
much more compact than any built with solid state devices.
Conclusion
If speed of operation is not of prime importance, a
compact, efficient, and inexpensive AP can be built using
cryotrons which will be satisfactory in every respect.
The AP using tunnuel diodes is more difficult to realize
because of size and power limitations. I feel the cryotron
version has a much better future.
APPENDIX
Drawbacks of a Cascaded Diode Gate Circuit
The use of conventional diode "and" and "or" gates
presents the problem of no "logical gain". In Fig. A we
see the actual circuit for a typical path from the memory
buffer register to the accumulator. Let us look at gates
1, 2 and 3 for a moment. We observe that.gate 1 which
multiplies A and B is supplied from E, and its output
becomes one of the inputs of the "or" gate (gate 2). Re-
sistance R2 is connected to the zero level of voltage.
Now, if A=B=1 we observe that R1 and R2 are in series
between E1 and E0 (see Fig. :Ab). If R1 is some finite
value, even though AB=1 and the output of gate 2 should
be one, this output voltage can never quite reach E.
-
Indeed in order to obtain reasonable definition between
the one and zero states R2 must be much larger than R1.
In the next stage of the circuit the output of gate 2
becomes one of the inputs to "and" gate 3. If all the
inputs to gate 2 are low, then R3 and R2 are in series
between E and E (see Fig. Ac).. In this state if the1 0
output of gate 3 is to be nearly E0 it is necessary that
R3 be much greater than R . Thus we have a two-fold
problem. For every stage added, we must increase the size
of the gate resistor by a large factor and our output
voltage becomes more poorly defined. Diode gates are in-
capable of driving other diode gates in cascade 'without a
loss of signal definition, this is referred to as a lack
of "logical gain".
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